Assessing the Configuration Space of the Open
Source NVDLA Deep Learning Accelerator on a
Mainstream MPSoC Platform
Bertozzi, Davide; Veronesi, Alessandro; Milos, Krstic
details >>
|
Springer International Publishing,
VLSI-SoC: Design Trends
Vol. 621, No. 1, pp: 87-112, Anno: 2021 |
|
|
Design automation beyond its electronic roots: toward a synthesis mothodology for wavelength-routed optical networks-on-chip
Otìn-Obon, M.; Peano, A.; Tala, M.; Balboni, M.; Ramini, L.; Nonato, M.; Vinals-Yufera, V.; Bertozzi, D.
details >>
|
River Publishers,
Photonic Interconnects for Computing Systems: Understanding and Pushing Design Challenges
pp: 137-170, Anno: 2017 |
|
|
Design Space Exploration of Wavelength-Routed Optical NoC Topologies for 3D-Stacked Multi- and Many-Core Processors.
Bertozzi, Davide; Ramini, Luca
details >>
|
CRC Press,
VLSI: Circuits for Emerging Applications
pp: 147-178, Anno: 2014 |
|
|
Topic 13: High-Performance Networks and Communication - Introduction
Olav, Lysne; Torsten, Hoefler; Pedro, López; Bertozzi, Davide
details >>
|
Springer Verlag,
EURO-PAR 2013: Parallel Processing
Vol. 8097, No. 1, pp: 684-684, Anno: 2013 |
|
|
Technology-Aware Communication Architecture Design for Parallel Hardware Platforms
Bertozzi, Davide; Strano, Alessandro; F., Gilabert; Ludovici, Daniele
details >>
|
John Wiley and Sons,
Advanced Circuits for Emerging Technologies
pp: 353-392, Anno: 2012 |
|
|
Switch Architecture
Giorgos, Dimitrakopoulos; Bertozzi, Davide
details >>
|
CRC Press - Taylor & Francis Group,
Designing Network On-Chip Architectures in the Nanoscale Era
pp: 33-66, Anno: 2010 |
|
|
Topology Exploration
F., Gilabert; Ludovici, Daniele; M. E., Gomez; Bertozzi, Davide
details >>
|
CRC Press - Taylor & Francis Group,
Designing Network On-Chip Architectures in the Nanoscale Era
pp: 89-134, Anno: 2010 |
|
|
The Synchronization Challenge
Bertozzi, Davide; Strano, Alessandro; Ludovici, Daniele; V., Pavlidis; F., Angiolini; M., Krstic
details >>
|
CRC Press - Taylor & Francis Group,
Designing Network On-Chip Architectures in the Nanoscale Era
pp: 175-234, Anno: 2010 |
|
|
SoC Communication Architectures: from Interconnection Buses to Packet-Switched NoCs
J. L., Ayala; M., Lopez Vallajo; Bertozzi, Davide; Luca, Benini
details >>
|
CRC Press - Taylor & Francis Group,
Embedded Systems Handbook (second edition)
pp: 14-1-15-1, Anno: 2009 |
|
|
Networks-on-Chip: an Interconnection Fabric for Multiprocessor Systems-on-Chip
F., Gilabert; Bertozzi, Davide; L., Benini; G., De Micheli
details >>
|
CRC Press - Taylor & Francis Group,
Embedded Systems Handbook (second edition)
pp: 15-1-16-1, Anno: 2009 |
|
|
Hardware Platforms for Third-Generation Mobile Terminals
Bertozzi, Davide; Luca, Benini
details >>
|
Springer Berlin Heidelberg,
Memories in Wireless Systems
pp: 1-28, Anno: 2008 |
|
|
Hardware/Software Architecture for Real-Time ECG Monitoring and Analysis Leveraging MPSoC Technology
Iyad Al, Khatib; Bertozzi, Davide; Francesco, Poletti; Luca, Benini; Axel, Jantsch; Mohamed, Bechara; Hasan, Khalifeh; Mazen, Hajjar; Rustam, Nabiev; Sven, Jonsson
details >>
|
Springer-Verlag,
Transactions on High-Performance Embedded Architectures and Compilers I
Vol. 4050, No. 1, pp: 239-258, Anno: 2007 |
|
|
The Data Link Layer in NoC Design
Bertozzi, Davide
details >>
|
Morgan Kaufmann Publishers,
Networks on Chips: Technology and Tools
pp: 75-147, Anno: 2006 |
|
|
Network-on-chip architectures and design methods
Bertozzi, Davide; Benini, L.
details >>
|
The Institution of Electrical Engineers (The IEE),
System-on-Chip: next generation electronics
pp: 589-624, Anno: 2006 |
|
|
Network Interface Architecture and Design Issues
Bertozzi, Davide
details >>
|
Morgan Kaufmann Publishers,
Networks on Chips: Technology and Tools
pp: 203-285, Anno: 2006 |
|
|
Piattaforme Hardware per Terminali Mobili di Terza Generazione
Bertozzi, Davide; L., Benini
details >>
|
Franco Angeli,
Memorie in Sistemi Wireless
pp: 14-42, Anno: 2005 |
|
|
Allocation and Scheduling for MPSoCs via Decomposition and No-Good Generation
Luca, Benini; Bertozzi, Davide; Alessio, Guerri; Michela, Milano
details >>
|
Springer Berlin Heidelberg,
Principles and Practice of Constraint Programming - CP 2005
Vol. 3709, No. 1, pp: 107-121, Anno: 2005 |
|
|
Network On-Chip Design for Gigascale Systems-on-Chip
Bertozzi, Davide; L., Benini; G., DE MICHELI
details >>
|
CRC Press,
The Industrial Information Technology Handbook
pp: 95-1-96-1, Anno: 2005 |
|
|
State-of-the-Art SoC Communication Architectures
J. L., Ayala; M., LOPEZ VALLEJO; Bertozzi, Davide; L., Benini
details >>
|
CRC Press - Taylor & Francis Group,
Embedded Systems Handbook
pp: 20-1-21-1, Anno: 2005 |
|
|
Network-on-Chip Design for Gigascale Systems-on-Chip
Bertozzi, Davide; L., Benini; G., DE MICHELI
details >>
|
CRC Press - Taylor & Francis Group,
Embedded Systems Handbook
pp: 21-1-22-1, Anno: 2005 |
|